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Abstract— The goal of this work is to apply the framework of
reset systems, in particular PI+CI controllers, in the controller
design for power converters. While the PI+CI controller has
been applied in several industrial applications, the application
of such controllers in fast electrical systems especially power
electronic converters appears to be new. The main motiva-
tions for this proposal are performance superiority of these
controllers and the ability to produce a fast flat response
without any overshoot for a step input. Another factor that
influenced the use of such controller is the relatively simple
design equations, which enables plug and play capability. The
flat responses are highly interesting from the perspective of
power converters especially when they are connected to power
grids.
I. INTRODUCTION
Climate changes from global warming by increased usage
of fossil fuels have resulted in stricter sanctions being
imposed by many governmental organisations to reduce
greenhouse emissions. A major outcome of this has been
the influx of renewable sources like wind and solar in power
grids. The issue with these sources are the pulsating nature
of its power and the type of power generated (DC instead of
AC). The pulsating power issue is overcome using electrical
storages like fuel cell-electrolyser system, batteries and super
capacitors (SC)[1]. The major issue, though will be the
DC nature of the power generated by these and voltage
levels at the output of these devices. Switch mode power
converters therefore, play a major role in the grid connection
of these renewable-storage hybrid systems providing power
conversion and conditioning capability [2][3].
A robust, optimal controller design for these power con-
verters plays a major role in the efficient and reliable inte-
gration of the renewable sources in modern grids. Non linear
control using sliding mode techniques have been proposed
for converters[4][5][6]. Despite this, most of the converters
have relied heavily on the classical PI controllers due to its
simple design techniques and robust nature. These converters
should have fast response to varying load demands without
introducing significant voltage flicker in the grids. The PI
controllers can result in overshoot at converter output for
fast responses resulting in voltage flickers in the grid. This
overshoot is avoided if the speed of response is reduced.
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Therefore, there is always a trade-off between the speed
of response and the quality of power output. The PI is
usually tuned to meet grid codes which lays guidelines
for speed of response and maximum overshoot permissible.
Nevertheless a flat, fast response to the varying load demands
is ideal for improved power quality. Higher order sliding
mode controllers are capable of achieving such responses
but result in more complex controllers[4]. Reset controllers
which employ partial resetting of its states is an option to
achieve fast, flat response. Reset controllers are interesting
since they are modifications of classical linear controllers
and provide simple realisations[7].
Reset controllers are hybrid systems. The earliest instance
has been the Clegg Integrator (CI) introduced by J C Clegg.
This CI was used in servo systems and used an integrator
that resets to zero at zero error to reduce overshoot [8]. This
was followed by the First order reset element (FORE) with
the design procedure of the same outlined in [9][10]. The
PI+CI is another reset controller using the linear PI controller
along with the CI. The CI as a standalone controller cannot
have zero steady state error unless the plant is an integrator.
The PI+CI uses the PI to ensure zero steady-state error
while the CI improves controller performance by enabling
fast response without overshoot. These performance levels
are beyond the capabilities of PI controller [7],[11],[12] and
makes it ideal for power converters.
Most of the works in PI+CI controllers have focused on
defining reset instants through reset laws and reset ratios
(discussed in upcoming sections) [7][11] to improve vari-
ous performance parameters [13]. Model predictive control
strategy has also been used to define reset law for uncertain
system as presented in [14]. Studies have also been done
to analyse the stability and robustness of the reset systems.
Describing functions have been used to analyse the stability
and robustness but they have proved to fail in certain cases
[12]. More conclusive techniques employing linear matrix
inequalities, Lyapunov stability criteria [12] and frequency
domain methods have also been developed [15].
PI+CI controller has been employed in applications like
pH in-line control [11], industrial wafer scanners [16], con-
trol of industrial heat exchangers[17] which are inherently
slow systems. The application of such controllers in fast
electrical systems especially power converters has not been
proposed according to authors knowledge. As such this work
tries to apply the PI+CI design method developed in [11] to a
controller for a DC-DC boost converter. The main challenge
and contribution will be in ensuring that the PI+CI controller,
designed for obtaining a flat response in first order system

















Fig. 1. PI+CI controller setup.
presented by the converter. As such this work can be viewed
as an application of PI+CI controller to power converters in
order to ensure its feasibility for grid connected systems.
The rest of the paper is organised as follows. The section II
lays out the preliminaries where the PI+CI system equations
and modelling of DC-DC boost converter is presented. The
section III presents design procedure of the controller . The
proposed controller’s simulation results are presented and
discussed in section IV. Finally the conclusion and future
work possibilities are outlined in section V.
II. PRELIMINARIES
A. PI+CI compensator
The PI+CI controller is shown in Fig.1. The PI controller
has the CI (dashed rectangle) in parallel. The block ρr is the
reset ratio and defines the percentage of integral action reset
through CI. If ρr is 0 it is a normal PI controller with no
reset, which will be referred to as PIbase henceforth, while
a ρr of 1 is a full reset P+CI system. The design problem
will be to find ρr between 0-1 which gives the best controller
performance for reference tracking. The reset law defines the
instances of reset of CI. Reset law can be fixed [7] or varying
[11] based on a function of the system states. The simplest
PI+CI controller with fixed reset instance at zero error and
constant reset ratio is defined in state-space form by [12][7]
PI + CI =

ẋr(t) = Arxr(t) +Bre(t), e(t) 6= 0
xr(t
+) = Aρxr(t), e(t) = 0
u(t) = Crxr(t) +Dre(t)
(1)
where xr = [xi xci]T are the states of the con-
troller defined by the integrator (xi) and CI (xci) states,
xr(t
+) = xr(t+ ε) with ε −→ 0+ and e(t) is the error of























The vector xr(t+) defines the states of PI+CI controller
after the instance of reset. Aρ resets the CI state (xci) while
the integrator state (xi) remains the same.
The PI+CI controller can also be realised using variable





Fig. 2. PI+CI closed loop system.
state and error. These controllers provide improved perfor-
mance over the constant reset ratio systems. The variable
reset ratio systems is defined in state space form as [11]
ρ̇r(t) = 0, ẋr(t) = Arxr(t) +Bre(t), e(t) 6= 0
ρr(t
+) = P(xr, e(t)),xr(t+) = Aρxr(t), e(t) = 0
u(t) = Cr(ρr(t))xr(t) +Dre(t)
(3)
where P(xr, e(t)) is the variable reset ratio function defined
as P : R2 x R→ R and Cr(ρr(t)) = kpτi [1− ρr ρr].
The performance evaluation of the fixed and variable reset
ratio PI+CI discussed above is provided in [7] and [11]
respectively. The variable reset ratio system is capable of
achieving a flat response for reference tracking in a first order
system irrespective of the design of PIbase. The constant
reset ratio system has improved performance over the base
PI system but is not capable of flat response like the variable
reset ratio systems. It is capable of reaching the steady-state
at the instance of second zero crossing of the system output
[7]. The advantage that the variable reset ratio system posses
over the constant ratio system has prompted the use of such
a system (3) in the control of power converters.
B. Reset control system
The Fig.2 shows a single input single output plant con-
trolled by the PI+CI controller. The plant (P) under control
is defined as
ẋp(t) = Apxp(t) +Bpu(t),
y(t) = Cp(t)xp(t)
(4)
where xp ∈ Rnp . In this work, the main control goal will
be the tracking of constant references, thus there is only an
exogenous signal w1 as shown in Fig. 2. It is assumed that





where w1 ∈ Rn1.
The closed-loop system of Fig.2 with variable reset ratio
controller (3) and plant above (4)-(5) is then modelled using
the framework expressed in [18] [11] in state space form as
ρ̇r(t) = 0, ẋ(t) = A(t)x(t), x(t) /∈M
ρr(t
+) = P(x(t)),x(t+) = ARx(t), x(t) ∈M
y(t) = Cx(t)
(6)
where x defines states of the closed loop system defined by
[xp,xr, w1]. The total number of states will then be np +
2 + n1. The matrices A,C,AR are defined as
A(t) =




C = (Cp 0 0), AR = diag(Inp ,Aρ, In1)
where I is identity matrix of dimension defined by the
subscript. The set M is defined as
M = {x(t) ∈ Rn : CM(t)x(t) = 0} (8)
where CM(t) = (−Cp 0 C1 0). The framework of
modelling hybrid systems defined in [18] uses concept of
flow and jump sets. The flow set is the set of values of system
states where the system equations are defined by a first order
differential equation referred to as flow map. The jump set
on the contrary defines set of state values where a sudden
jump (reset) in the state values occur and is defined by an
impulse equation (in this specific case the reset equation).
Based on this in (6) the set M is the jump set while the
complementary of this set is the flow set. The system defined
by (6) is also valid for the PI+CI systems with constant
reset ratio. The only difference is that A matrix (7) will have
a constant term Cr instead of Cr(ρr(t)). Although it will
not be included here, a rigorous well-posedness analysis of
the closed-loop system (6), including existence, unicity of
solutions, continuous dependence on initial condition and
robustness to measurement noise, may be performed by a
direct application of results in [11] and [19].
C. Modelling of DC-DC boost converter
The converter used here is the DC-DC boost converter
which operates in single quadrant, shown in Fig.3. The
converter boosts the input voltage (vdc) which can be from
PV panels, batteries or SC to a higher voltage level (vbus).
The inductor l1 and capacitor c1 form input filter while l2
is the inductor necessary for the boost converter operation
[20]. The resistors r1 and r2 are the effective series resis-
tance (ESR) values of l1 and l2 respectively. The detailed
explanation on the working principle of the converter is not
provided here as its beyond the scope of this paper. This can
be found in detail in [20].
The converter is a switching system where the DC-DC
conversion is achieved by the switching of an appropriate
device, MOSFET or IGBT, by using gate signals. Therefore,
a linearised model of the switched system is needed for
the controller design. The linearising is done by using the
average voltage across the switch in the converter equations
given by vc = d′vbus where d′ = 1 − d with d the duty
cycle of converter. The system equations applying Kirchoff












= i1 − i2.
(9)
In the above equations, there are two independent param-
eters vdc and vc forming the system input. Therefore, for a
two input system defined above the the current equation (i2)
is written as (10) (shown at the bottom of page).
In order to further simplify the above system a transfor-




l1c1s2 + r1c1s+ 1
− Vc(s). (11)
The above transformation will allow the DC-DC converter
of (9)-(10) to be modelled using a transfer function as shown
in (12) below.
Based on (12), the controller will generate vm2 from which
vc value can be extracted (10). This variable change also
provides the advantage that there will always be a feed
forward present even at the starting condition which will help
limit large in-rush currents. The vc value will be applied to
a modulator to generate the suitable gate signals.
III. DESIGN OF VARIABLE RESET RATIO PI+CI FOR THE
BOOST CONVERTER
The design of the PI+CI controller for a third order system
defined by (12) can be challenging especially considering the
fact that the objective of the design problem is to obtain a flat
response. The flat response achieved in [11] was for a first
order system. This is possible since the error equation can
be made to zero at the first zero crossing instant by using an
appropriate value for ρr [11] in first order systems. In higher
order systems this is not the case. In [7] a method is outlined
for the design of PI+CI controller with constant reset ratio
for higher order systems using a first order equivalent of the
system using half rule proposed in [21]. The application of
this half rule for the model reduction in the boost converter
can be tedious with the presence of complex conjugate pole
and zero pairs in the system. Moreover, the reduction to
first order will not guarantee a flat response. The design of
PI+CI for a second order system is outlined in [11] using
the minimisation of H2-norm to obtain the optimal value for
ρr. This resulted in the improved performance of the system
compared to the PIbase system but the flat response in the
I2(s) =
Vdc(s)− (c1l1s2 + c1r1s+ 1)Vc(s)







2 + c1r1s+ 1





















Fig. 4. Block diagram representation of the system with filter for
compensation.
output was not obtained. It should therefore be concluded,
that the presence of higher order dynamics in the system will
result in a deviation from the flat response expected.
In order to ensure a flat response a two step process is
proposed here. In the first step, a suitable compensation
technique is defined to cancel the complex pole zero pairs.
This will result in a real pole for the system. In the second
step, a PI+CI controller with variable reset ratio can be
designed by considering the system as an equivalent first
order system to obtain a flat response in the output.
A. Pole zero compensation
The boost converter modelled in the previous section,
(12), has the poles at −498 ± 4030i,−254 and zeros at
−35.6±1800i for the component values used in the converter
shown in Fig.3. These poles and zeros are compensated by
adding a filter before the plant. The filter should be designed
with poles at −35.60 ± 1800i and zeros at −498 ± 4030i.
This ensures cancellation of the converter complex conjugate
pole-zero pairs resulting in an equivalent first order system
(filter+converter) seen by the controller. The transfer function
of the designed filter is
Ffilter(s) =
s2 + 991.4s+ 16240000
5.013s2 + 357.3s+ 16240000
. (13)
The Fig.5 shows Bode plots of the boost converter and
filter designed. The filter compensates the phase shift and
resonant peaks generated by the complex conjugate pole zero
pairs of the converter and can be observed in Fig. 5.
The Bode plot of the converter-filter system in open loop
is shown in Fig.6. In comparison with the converter Bode
plot presented in Fig. 5 it can be seen that the behaviour of
the combined system is very similar to that of a first order
plant. The converter-filter system can now be effectively
modelled as a first order plant. The DC gain is calculated and
remaining uncompensated pole at -254 rad/s of the original
































































Fig. 6. Bode plot for the converter and filter system in open loop (blue)
and equivalent simplified model Pred(orange).
The Bode plot of the simplified first order model is also
provided in Fig.6.
B. Design of PI+CI with variable reset ratio
The compensated first order system is used for the design
of the PI+CI controller with variable reset ratio to obtain
a flat response to step input as outlined in [11]. The design
equations of the variable reset ratio controller are obtained by
treating the error equation of the system as sequence of LTI
system responses active between the successive reset instants.
The derivation of the equations are not presented here and
can be found in detail in [11]. Based on this framework, for





with zero crossing reset, the error equation (Erk(s)) for reset
instants defined by k = 0, 1, 2..... is given by
Erk(s) =
a0w1 − b0ki(1− ρr(tk))xi(tk)
s2 + (a0 + b0kp)s+ b0ki
(16)
where kp and ki are the parameters of PIbase. Equation (16)
is obtained by solving (6) which is nothing but the solution
of the base system (without reset) defined in the intervals of
reset (tk, tk+1]. The solution of the base system is defined
with x(t+k ) (the state values just after instance of reset k) as
initial value.
It can be seen from (16) that the error dynamics can be
forced to zero by choosing a proper value for ρr at the
resetting instants. Therefore, value of ρr to achieve a flat








where xi(tk) is the integrator value at reset instant. It should
be noted that ρr(t0) = ρr(0) = 0 assuming that t0 = 0.
The value of ρr from (17) appears to be varying but in real
implementation will be constant after the first zero crossing.
This is due to the fact that since a flat response is expected,
after the first zero crossing the system is forced into steady
state resulting in xi(tk) = xi(tk+1).
The PI+CI controller design will be done as follows. First
the base PI (PIbase) parameters (kp and ki) are defined to
have a very fast response with significant overshoot. The
value of ρr will then be calculated using (17) to ensure the
flat response. The controller will then be realised as in Fig.
1. In the case of the boost converter defined in this problem
the PIbase parameters kp and ki values were calculated to be
0.0348 and 38.125 respectively. The system was designed to
have a settling time of 0.015 s and peak overshoot of 20%.
The ρr value for the system was then calculated using (17)
and found to be 0.3910.
The PI+CI describing function is
PI + CI(jω) = kp
j(wτi +
4
Π ρr) + 1
jωτi
(18)
where τi is time constant of PIbase The describing function
shows that the PI+CI always have a phase lead over the PI
controller up to a frequency of 1/τi as highlighted in [12].
Informally speaking, this ensures that if the base PI system
is stable the PI+CI system will also remain stable.
IV. RESULTS AND DISCUSSION
The simulations results for the PI+CI-filter-boost converter
system is presented here. The results from Simulink have
been generated using the average model of the converter.
The Fig.7 compares unit step response of system without
filter for PI and PI+CI controller. The PI+CI has a defi-
nite performance improvement over the PI controller with
reduced overshoot and faster settling time but flat response
as expected is not obtained.
The Fig.8 shows the unit step response with the filter in the
system. The effect of filter can observed in the flat response
to unit step for the PI+CI system. This is a significant per-
formance improvement compared to the linear PI controller.
The reset instance can be seen in Fig.9 which shows the
control action of the controllers. The sharp reduction in the
























Fig. 7. Step response of the system with PI and PI+CI controller without
filter.
























Fig. 8. Step response for the converter with PI+CI(blue) and PI (orange)
controller.
controller output for PI+CI caused by the reset action drove
the system to steady state after the first reset instant.
V. CONCLUSION
The PI+CI controller, based on simulation results, provides
better performance over PI controller. The flat response
observed in the results is impossible with a PI controller.
Another advantage of the PI+CI controller is the relative
simplicity in designing such a controller which is done using
simple analytical equations. In the perspective of power
converter this result is highly encouraging as it allows a fast
response to input changes without introducing significant os-
cillation. This is very important especially when the converter
is grid connected where such oscillation needs to be limited
and fast response is desired. As mentioned before according
to the authors knowledge such a resetting PI+CI controller
has not been implemented for power converters. As such this
offers lot of prospectives in terms of future work.
The areas that need investigation will be analysis of system










































Fig. 9. Control action of PI+CI and PI controllers with the step response
for the system with PI controller (orange) showing reset instant.
performance with the introduction of the switching ripples,
experimental validation and paralleling of converters using
this type of control. More stress need to be given in future
work on the deeper analysis on the robustness and stability
issues of such controller when applied to power converters.
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